

Reconfigurable Communication Silicon IP Design for Multi-spec/Multi-mode Communication Systems

Prof. An-Yeu (Andy) Wu

Graduate Institute of Electronics Engineering and
Department of Electrical Engineering
National Taiwan University (NTU), Taipei, Taiwan



Spec of LDPC Codes in IEEE 802.16e

- Dimension of Base matrix : 12*24
- Code rate (R) : 1/2
- Expanding factor : $p = 24, 28, \dots, \text{and } 96$
- Number of cyclic-shifted bits : $s(p, i, j) = \lfloor \frac{s(i, j) * p}{96} \rfloor$
- Parity check matrix :


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
1		94	73							55	83		7	0											
2		27				22	79	9				12	0	0											
3				24	22	81		33				0		0	0										
4	61		47						65	25				0	0										
5			39				84			41	72					0	0								
6					46	40		82			79	0					0	0							
7			95	53		A			14	18		B						T	0	0					
8		11	73			2			47											0	0				
9	12				83	24	43					51									0	0			
10					94	59			70	72												0	0		
11			7	65				39	49														0	0	
12	43				66	C	41					26	7											0	

(19 kinds of code-size)

N(bits)	N(bytes)	K(bytes)
		R=1/2
576	72	36
672	84	42
768	96	48
864	108	54
960	120	60
1056	132	66
1152	144	72
1248	156	78
1344	168	84
1440	180	90
1536	192	96
1632	204	102
1728	216	108
1824	228	114
1920	240	120
2016	252	126
2112	264	132
2208	276	138
2304	288	144



Multi-mode Chip Summary



Published in IEEE Journal of Solid-State Circuits (JSSC), Feb. 2008

**Irregular LDPC codes with Code Rate $\frac{1}{2}$
(19 Kinds of operating mode)**

Cell Library	TSMC 0.13um 1P8M
Work Voltage	1.2 V / 3.3 V
Gate Count	393 K
Core Size	2.11mm x 2.11mm
Die Size	2.88mm x 2.88mm
Operating Frequency	100 MHz
Power Consumption	62mW

# of Single-Port Register file	24 (96*8)
# of Two-port Register file	76 (96*8)

pp. 3



工業技術研究院
Industrial Technology
Research Institute

Overview of ITRI's Parallel Architecture Core (PAC) DSP Project

Dr. An-Yeu (Andy) Wu

Deputy General Director

SoC Technology Center (STC)

Industrial Technology Research Institute (ITRI), Taiwan



Outline

- Introduction
- Parallel Architecture Core (PAC) DSP Core
- PAC SoC Platform with DVFS Feature
- PAC Phase-II Project (PAC-II)
- Conclusion




History of SoC Technology Center (STC) in ITRI






Modern SoC Platform



Flexibility & Energy Efficiency





• We need Programmable DSP Solution in Internet Era!



Video compression formats	ISO/IEC	ITU-T	Others
	MJPEG · MPEG-1 · MPEG-2 · MPEG-4 ASP · MPEG-4/AVC	H.261 · H.262 · H.263 · H.264	AVS · Bink · Dirac · Indeo · MJPEG · RealVideo · Theora · VC-1 · VP6 · VP7 · WMV
Audio compression formats	ISO/IEC	ITU-T	Others
	MPEG-1 Layer III (MP3) · MPEG-1 Layer II · MPEG-1 Layer I · AAC · HE-AAC · HE-AAC v2 · aacPlus v2	G.711 · G.722 · G.722.1 · G.722.2 · G.723 · G.723.1 · G.726 · G.728 · G.729 · G.729.1 · G.729a	AC3 · Apple Lossless · ATRAC · FLAC · iLBC · Monkey's Audio · μ-law · Musepack · Nellymoser · RealAudio · SHN · Speex · Vorbis · WavPack · WMA · TAK
Image compression formats	ISO/IEC/ITU-T		Others
	JPEG · JPEG 2000 · lossless JPEG · JBIG · JBIG2 · PNG · WBMP		APNG · ICER · MNG · BMP · GIF · ILBM · PCX · PGF · TGA · TIFF · HD Photo
Media container formats	General		Audio only
	3GP · ASF · AVI · DMF · DPX · FLV · Matroska · MP4 · MXF · NUT · Ogg · Ogg Media · QuickTime · RealMedia · VOB		AIFF · AU · WAV



DSP SoCs: NRE and Cost





Figure 3: Standardized DSP SoCs Lower NRE and Fixed Cost

Source: TI C6x DSP datasheet





Outline

- Introduction
- **Parallel Architecture Core (PAC) DSP Core**
- PAC SoC Platform with DVFS Feature
- PAC Phase-II Project (PAC-II)
- Conclusion



- 5-way VLIW with Customized Function Units





Copyright ITRI 工業技術研究院



PAC DSP3.0 DSP Kernel Benchmarks

DSP Platform	PACDSP 3.0	ADI BF5xx	CEVA-X 1620	CEVA-X 1640	LSI ZSP500	StarCore SC1200	StarCore SC1400	TI C5501	TI C6414
	300MHZ	750MHZ	450MHZ	340MHZ	340MHZ	305MHZ	300MHZ	300MHZ	1000MHZ
Architecture	5-way VLIW 2MACs	1-issue dual MAC	8-way VLIW 2 MACs	8-way VLIW 4 MACs	4-issue Superscalar	4-way VLIW 2 MACs	6-way VLIW 4 MACs	1-issue dual MAC	8-way VLIW
Vector Add	21	40	33	18	25	19	19	47	27
Vector Dot	23	29	26	19	22	25	16	43	25
Vector Max	43	35	29	22	32	44	27	45	36
Control	444	758	639	639	382	425	425	1012	475
Bit unpack	146	408	106	61	166	164	124	251	97
Real-valuedBlock FIR	317	381	351	182	355	354	185	394	194
Complex-valuedBlock FIR	993	1380	1330	690	1301	1333	675	1409	674
SS FIR	18	23	21	19	20	16	14	25	26
IIR	19	16	9	8	11	10	9	16	16
LMS	34	45	29	24	32	26	19	57	37
Viterbi	3505	6067	2304	1925	3249	2880	1935	6690	1740
FFT	1684	2632	2207	1248	2323	3230	1631	4922	1246

- (Cycle counts: Submitted for certification and subject to change)
- **4** benchmarks NO.1, **5** benchmarks NO.2, **3** benchmarks NO.3
- **Compared Targets: CEVA-X 1620, Star Core SC1200**

Copyright ITRI 工業技術研究院



Vender Property	ITRI/STC	StarCore		CEVA
	PAC DSP	SC2000 (SC2400)	SC1200 (SC1400)	CEVA-X 1620
Architecture	5 way VLIW	6 way VLIW	6 way VLIW	8 way VLIW
Frequency (MHz)	312	250~350	305	450
Process	0.13 μ m	0.13 μ m~90nm	0.13 μ m	0.13 μ m
Performance (MIPS)	1560	1500~2100	1830	3600
Power Consumption* (mW/MIPS)	0.08	-	0.098	0.08
Power Consumption* (mW)	124.8	-	179.34	288
Area	1.2mm ²	-	-	1.6 mm ²
Power Management	Yes	Yes	Yes	Yes

*Without Memory

**350K Gates

Copyright ITRI 工業技術研究院




Outline

- Introduction
- Parallel Architecture Core (PAC) DSP Core
- PAC SoC Platform with DVFS Feature
- PAC Phase-II Project (PAC-II)
- Conclusion



Under the Hook of MID/GPhone: PxD SoC Platform




2008/4/25

20



PAC Solo with Dynamic Voltage and Frequency Scaling (DVFS)



2008/4/25

21




Power Domains of PAC SoC

Power domain name	Power modes	Operation condition		Individual power down
		Voltage	Frequency	
MPU-domain	Active-1	1.2V	228MHz	N
	Active-2	1.2V	152MHz	
	Active-3	1.2V	114MHz	
	Inactive	1.2V	0	
DSP-domain	Active-1	1.2V	228MHz	Y
	Active-2	1.0V	152MHz	
	Active-3	0.9V	114MHz	
	Inactive	0.9V	0	
	Sleep	0	0	
ME-domain	Same as DSP-domain			Y
AHB-domain	Full-speed	1.2V	152/114MHz	N
	Low-power	1.0V	76MHz	
SRAM-domain, LCD-domain	Same as AHB-domain			Y
APB-domain, DVFS domain	Fix V	1.2V	48MHz	N
PLL-domain	Fix V	1.2V	456MHz	N

2008/4/25

22




Figures during H.264 Decoding (real-time data shown on PC Screen)

2008/4/25

23




PAC DSP Power Consumption (mW)



PAC DSP Voltage & Frequency




PMP Dual-core SoC by ITRI/STC




Process	TSMC 0.13μm CMOS Logic 1P8M Salicide 1.2V/2.5V
Frequency	ARM 228MHz
	DSP 228MHz
	AHB 114MHz
	APB 48MHz
Package	BGA
Voltage	1.2V/2.5V
Chip Size	9,991×10,000μm ²
Gate Count	1,169K (w.o. ARM, SRAM & PLL)

TI OMAP
Style




Taiwan's first low-power/high performance DSP and Dual-core multimedia processor platform (PAC DSP & PAC Platform)



Copyright ITRI 工業技術研究院




PMD SoC (ARM+PAC) Platform Running H.264





Integrated Development Environment (IDE) for PACDSP



Tool-chain and IDE are developed by Prof. J. K. Lee of NTHU



Codec Menu for PACDSP

- Multimedia Codec
 - H.264 decoder : ISO 14496-10 MPEG-4/AVC
 - WMV decoder : SMPTE 421M-2006 simple
 - MPEG-2 decoder : MPEG-2 (13817-2) main
 - JPEG codec : T.81 baseline interlace
 - AAC codec : MPEG-2 AAC (13818-7) low complexity
 - WMA decoder : WMA-7



PAC PMP Sales Package

PAC PMP EVB



DSP ICE



PMIC Module (for DVFS)



Power Line



User Guides & BSP CD



2008/4/25

30



PAC - Parallel Architecture Core PACDSP + PAC Platform

PACDSP

- Low-Power High-Performance DSP

PAC Platform

- Multimedia Processor SoC for Mobile Devices (PMP SoC)

DSP Features

- Scalable VLIW Datapath
- Variable-Length Instruction/Packet
- Distributed & Ping-pong Register File
- Dynamic Power Management
- Customized Instruction Set
- Coprocessor Interface

SoC Features

- Scalable Performance
- Dynamic Voltage & Frequency Scaling (DVFS)
- Rich Codec for Multimedia Applications
- Peripherals and I/O ready

Technical Spec

- Process : 130 nm/ 90 nm
- Frequency : 300 ~ 450MHz
- Performance : 1200 ~ 2000 MMACs, 1500MIPS
- Power Consumption : ~0.08mW/MIPS

2008/4/25

31



Outline

- Introduction
- Parallel Architecture Core (PAC) DSP Core
- PAC SoC Platform with DVFS Feature
- PAC Phase-II Project (PAC-II)
- Conclusion



I. Enhanced PACDSP Family

- V3 (**PAC-VLIW**)

- V3.2

- Original design with IP consolidation
- Ready for sale/transfer

- V3.3 (**PAC-plus!**)

- AMBA AXI-support
- Configurable system interfaces with automatic application-specific customization tool (based on ESL technology)

Ready

- V4 (**PAC-lite**)


- Digital audio & ultra-low voltage/power applications

- V5 (**PAC-SIMD**) for Multicore Structure

- Improved performance & energy efficiency

Ongoing

PAC-plus! (v.3.3)




- Instruction Memory Unit (IMU)
 - Configurable as scratchpad
 - Subtable lines
 - AXI cache controller
- Data Memory Unit (DMU)
 - Parallel banks with individual power modes
 - Four ports with programmable priorities
 - DSP-enhanced DMA controller
- Bus Interface Unit (BIU)
 - AXI-support (AMBA 3.0)
 - Asynchronous FIFO-support

Estimated 30% performance improvement


PAC I & PAC II

- PAC I (2004~2007)
 - 1 × MPU + 1 × **PAC-VLIW** (PACDSP V3)
 - PAC Solo (PMP SoC)
 - ARM922T + PACDSP V3.0
- PAC II
 - k × MPU +
 - n × **PAC-VLIW** (PACDSP V3) +
 - m × **PAC-lite** (PACDSP V4) +
 - l × **PAC-SIMD** (PACDSP V5)
 - PAC Duo (2008)
 - ARM926 + 2 × PAC-plus! (PACDSP V3.3; PAC-VLIW)
 - PAC Quad (Planning)





II. PAC-Duo SoC Architecture




2008/4/25

37



WiMAX-ITRI System with MIMO WiMAX and PAC Duo



"On-demand Computing"
for low-power, flexibility,
and performance

2008/4/25

38



PAC Duo Application


- Mobile WiMAX MIMO connection
- IPTV with H.264 decoding and display
- VoIP and Web connection (Google, youtube etc)



640*480 Wi20 PMD
3-4 inch display



Internet connected
thin-client




QoS

Mobile WiMAX MIMO



III. DSP-based Accelerator for Android



Android Media Player



ARM Versatile Platform + PAC V3.0

Demo in Computex Taipei 2008

- ITRI/STC Android SoC
Prototype Demonstration
in Computex Taipei 2008






IV. Taiwan Dual-Core Platform (AndeScore & PACDSP)

ITRI/STC
PACDSP V3.0


AndesN12
Platform



FPGA Prototyping with 2 Xilinx Virtex 5 Boards



V. Move to ITRI Multicore Architecture





Target: Battery-powered Multicore Applications



- Intelligent robot with sense, thinking, move, vision, etc.



- Real-time Smart 3D image (2D photo realistic) data processing on mobile handset



- Smart EV cars + ITS
- Autonomous vehicles (MIT Angstrom project)


2008/4/25

45



PAC Multicore Roadmap

Normalized Power



2008/4/25

46



Outline

- Introduction
- PAC Hardware
- Energy-Aware H.264 Decoding on PAC SoC
- PAC Phase-II Project (PAC-II)
- Conclusions



Conclusions

- A complete PAC DSP family is in progress
 - PAC-*plus!* predicts **30%** performance improvement
 - PAC-*lite* and PAC-SIMD (for multicore platform) are under development for target applications
- An integrated PAC-Duo platform and SoC (2008)
 - Scalable software programming
 - Start to port Android based on dual-core SoC platform
 - Integrated with Taiwan MPU core (Andes) for Taiwan dual-core platform
- Still many open issues (SIMD, VLIW, Multicore, Architecture, Tool Chains, Software, Applications, ...)
- From PAC core to next-generation ITRI Multicore research works



工業技術研究院
Industrial Technology
Research Institute

Thanks for your attention!

Acknowledgement:

*Prof. Jenq-Kuen Lee and his team
for Development of PAC Tool Chain*